// D触发器

module DFF (
    input clk,D,
    output reg Q
);

always @(posedge clk) begin
    Q <= D;
end
    
endmodule